#### **RESEARCH ARTICLE**

OPEN ACCESS

### **FPGA Based Implementation of Pipelined 32-bit RISC Processor** with Floating Point Unit

Jinde Vijay Kumar<sup>1</sup>, Chintakunta Swapna<sup>2</sup>, Boya Nagaraju<sup>3</sup>, Thogata Ramanjappa<sup>4</sup>

1,2Research Scholar, Department of Physics, S.K.University, Anantapur, A.P.

3Assistant Professor, Department of Physics, INTELL Engg. College, Anantapur, A.P.

<sup>4</sup> Professor, Dean, Faculty of Physical Sciences, Department of Physics, S.K.University, Anantapur, A.P.

#### ABSTRACT

This paper presents 32-bit RISC processor with floating point unit to be designed using pipelined architecture; through this we can improve the speed of the operation as well as overall performance. This processor is developed especially for Arithmetic operations of both fixed and floating point numbers, branch and logical functions. The proposed architecture is able to prevent pipelining from flushing when branch instruction occurs and able to provide halt support. Floating point operations are widely used these days for many applications ranging from graphics application to medical imaging. Thus, the processor can be used for diversified application area. The necessary code is written in the hardware description language Verilog HDL. Quartus II 10.1 suite is used for software development; Modelsim is used for simulations and then implementation on Altera DE 2 FPGA board.

Keywords - FPGA, RISC and Altera DE2 board

#### I. INTRODUCTION

Now-a-days, computer and mobile phones are indispensable tools for most of everyday activities. This places an increasing burden on the embedded microprocessor to provide high performance while retaining low power consumption and small die size, which increases the complexity of the device. However, as products grow in complexity, more processing power is required while the expectation on battery life also increases.

The trend in the recent past shows the RISC processors clearly outsmarting the earlier CISC processor architecture. RISC is a type of microprocessor that has a relatively limited number of instructions. Though it may seem less effective for a computational task to be executed with many simple instructions rather than a few complex instructions, the simple instructions take fairly the same amount of time to be performed, making them ideal for pipelining. It is designed to perform a smaller number of types of computer instructions so that it can operate at a higher speed (perform more million instructions per second, or millions of instructions per second). Earlier, computers used only 20% of the instructions, making the other 80% unnecessary. One advantage of reduced instruction set computers is that they can execute their

instructions very fast because the instructions are so simple.

This paper presents a very simple 32-bit data width general purpose 4 stage pipelined processor with floating point unit on FPGA. It has a complete instruction set, program and data memories, general purpose registers and a simple Arithmetic & Logical Unit (ALU) with single precision floating point arithmetic operations. In this design most instructions are of uniform length and similar structure, arithmetic operations are performed and the resultant value is stored in the memory/registers and retrieved back from memory when required. In this paper an efficient FPGA implementation of 32-bit single precision floating point unit which performs addition, subtraction, multiplication and division.

#### II. ARCHITECTURE OF 32-bit RISC PROCESSOR WITH FPU

Fig. 1 shows the proposed processor of 32bit pipelined RISC processor with Floating Point Unit. The processor design is based on the RISC instruction set which is characterised by 32-bit architecture having four 32-bit registers. The RISC is designed using the Hardware Description Language Verilog HDL. Machine instructions were implemented directly in hardware.

www.ijera.com



Fig.1 Architecture of 32-bit RISC Processor with FPU

The architecture of the pipelined 32-bit RISC processor consists of instruction fetch, branch prediction, instruction decode, execute, memory read/write back, instruction set and floating point unit. Pipelining technique allows for simulations execution of parts or stages of instructions more efficiently. With a RISC processor, one instruction is executed while the following instruction is being fetched. By overlapping these operations, the CPU executes one instruction per clock cycle, even though each instruction requires three cycles to be fetched, decoded, and executed.

The pipeline stages for different type of instructions are processed as follows, in the fetch stage; instructions are fetched at every cycle from the instruction memory whose address is pointed by the program counter (PC). During the decode stage, the registers are read from the register file and the opcode is passed to the control unit which asserts the required control signals. Sign extension is also done for the calculation of effective address. In the execute stage, for register type instruction, the ALU operation and also floating point arithmetic operations are performed according to the ALU operations control signals and for load and store instructions, effective address calculation is done. The load and store instructions write to and read from the data memory in the memory stage while the ALU results and the data read from the data memory are written in to the register file by the register type and load instructions respectively in the write-back stage.

There are basically three types of instructions namely Arithmetic & Logical Instructions (ALU) with floating point unit instructions, Load/Store instructions and Branch Prediction instructions.

1. ALU instructions with Floating point unit:

The ALU is responsible for all arithmetic and logic operations that take place within the processor. These operations can have one operand or two, with these values coming from either the register file or from the immediate value from the instruction directly. The operations supported by the ALU include add, subtract, compare, and, or, not, increment, decrement, nand, nor and xor. The output of the ALU goes either to the data memory or through a multiplexer back to the register file.

All the arithmetic operations are performed like addition, subtraction, multiplication and division instructions are implemented on Single Precision Floating Point Unit.

#### 2. Load/Store Instructions:

Usually take a register as an operand and a 16-bit immediate value. If the instruction is a load, memory does a read using the effective address. If it is a store, then the memory writes the data from the second register read from the register file using the effective address. The purpose of store unit is store the result into corresponding register or memory.

3. Branch Prediction Instructions:

A branch prediction causes an immediate value to be added to the current program counter. Some branch

instructions are BZ (Branch Zero), BRZ (Branch Register Zero) and BRC (Branch Register Carry).

#### III. MODULES DESIGN OF RISC

This section presents the design of different modules like instruction fetch, instruction decode, register file, execute, floating point unit, memory read/write back and instruction set along with four general purpose registers namely Register0, Register1, Register2 and Register3.

#### 3.1 Instruction Fetch (IF):

The instruction pointed to by the PC is fetched from memory into the instruction register of the CPU, and the PC is incremented to point to the next instruction in the memory. Normally, the PC is incremented by one, during each clock cycle unless a branch instruction is executed. When a branch instruction is encountered, the PC is incremented by the amount indicated by the branch offset. The block diagram of Instruction Fetch Unit is shown in Fig.2



#### **3.2 Branch Prediction:**

The architecture dynamic uses Fig.2 Instruction Fetch Unit prediction as branch it reduces branch penalties under hardware control. The prediction is made in Instruction Fetch of the pipeline. Thus branch prediction buffer is indexed by the lower order bits of the branch address in Instruction Fetch. In this paper, the architecture doesn't need any control hazards, as auto branch prediction is happening in the Fetch stage. Without branch prediction, the processor has to wait until the conditional jump has passed the execute cycle before the next instruction can enter the fetch stage in instruction pipeline. The branch predictor attempts to avoid the waste of time whether the conditional jump is most likely to be taken or not taken. The branch prediction part to be the most likely is then

fetched and speculatively executed. This will increase flow in instruction pipeline and achieve high effective performance.

#### **3.2 Instruction Decode (ID):**

The control unit generates all the control signals needed to control the coordination among the entire component of the processor. This unit generates signals that control all the read and write operation of the register file, and the Data memory. It is also responsible for generating signals that decide when to use the multiplier and when to use the ALU, and it also generates appropriate branch flags that are used by



the Branch Decide unit. The instruction decode unit is shown in Fig 3.

#### 3.3 Register File:

This is a two port register file which can perform two simultaneous read and one write operation. It contains four 32-bit general purpose registers. The registers are named R0 through R4. R0 is a special register, which always contains the value zero and any write request to this register is always ignored. When the Reg\_Write signal is high, a write operation is performed to the register.

#### 3.4 Execution Unit:

This unit is responsible for providing signals to the ALU that indicates the operation it will perform. The input to this unit is the 5-bit opcode and the 2-bit function field of the instruction word. It uses these bits to decide the correct ALU operation for the current instruction cycle. This unit also provides another set of output that is used to gate the signals to the parts of the ALU that it will not be using for the current operation.

This stage consists of some control circuitry that forwards the appropriate data, generated by the

ALU or read from the Data Memory, to the register files to be written into the designated register. The block diagram of Execution Unit is shown in Fig. 4.



#### 3.5 Floating Point Unit:

Most of today's computers are equipped with specialized hardware that performs floating-point arithmetic with no special programming required. Floating point computational logic has long been a mandatory component of high performance computer systems as well as embedded systems and mobile applications. The advantage of floating point representation over fixed-point and integer representation is that it can support a much wider range of values. In the present work 32-bit FPU is incorporated, which supports Single Precision IEEE-754 format. The IEEE-754 standard defines a Single as 1 bit for sign, 8 bits for exponent and 23 bits for mantissa.

The FPGA implementation of 32-bit Single Precision floating point unit provides to addition, subtraction, multiply and division operations for any two operands of the same format. The destination format shall be at least as wide as the operands format. The block diagram of floating point unit is shown in Fig.5.

## 3.5.1Floating Point Addition/Subtraction Algorithm:

Step I: Align exponents (if necessary)

Temporarily De-normalize one with smaller exponent.

Add 2 to exponent! Shift significand right by 2.

Step II: add significands.

Remember overflow, it isn't treated like integer overflow.

Step III: Normalize result.

Shift significand right by 1 add 1 to exponent.

#### 3.5.2 Floating Point Multiplication Algorithm:

Step I: Normalization

Step II: Addition of exponents in biased notation (must subtract bias)

Step III: When multiplying two normalized significands.

#### 3.5.3 Floating Point Division Algorithm:

Step I: Normalization

Step II: Subtraction of exponents in biased notation (must add bias).

Step III: Binary point placement.

Step IV: Compare the significands.



Fig.5 Floating Point

#### 3.6 Memory Read/Write:

The architecture used is Modified Harvard architecture .This module supports 512 depth of 32bit data words. The Load and Store instructions are used to access this module. Finally, the Memory Access stage is where, if necessary, system memory is accessed for data. Also, if a write to data memory is required by the instruction, it is done in this stage. In order to avoid additional complications it is assumed that a single read or write is accomplished within a single CPU clock cycle.

#### 3.7 Instruction Set:

The instruction set used in this architecture consists of arithmetic, logical, floating point, memory and branch instructions. It will have short (8-bit) and long (16-bit) instructions. For all Arithmetic and Logical operations 8-bit instructions are used, and for all memory transactions and jump instructions 16-bit instructions are used. It will also have special instructions to access external ports. The architecture will also have internal 64-bit general purpose registers that can be used in all operations. For all the jump instruction, the processor architecture, will automatically flushes the data in the pipeline, so as to avoid any misbehavior.



#### **IV. SIMULATION RESULTS:**

<b>∕</b> ⊒•	Msgs										
🔶 /Decoder_Unit/dk	St1										
🔶 /Decoder_Unit/rst	St0										
	111011101	1111	000110				(11101	1101			ī
∎	000111010	000	111010								Ī
🖅 🔶 /Decoder_Unit/regis	1010111110000101	1010	01111100001	01011110000	1010100						
·	0000010100001111	1. 000	00101000011	11100101101	1001111						
 → /Decoder_Unit/regis	1010111101011100	) 101	01111010111	00100100001	110101						
·	0110110111100001	011	01101111000	0111101010101	0101011						
	11101	000	0 <u>0 (</u> 11100					11101			
😐	0110110111100001	000	000 <u>)</u> 00000	10100001111	100101101100	1111		0110110111	00001111010	1010101011	L
😐	0000010100001111	1 000	000 <u>(10101</u>	11101011100	10010000111	0101		00000101000	01111100101	1011001111	
₽-<>> /Decoder_Unit/Add_R	000111010	000	000)00011	1010							
😐	01	00	(10					01			
		L									
A 📰 💿 🛛 Now	2300 ps	1	500 pc		100		1500.00		200		

Fig.7 Simulation Waveform of Instruction Decoder Unit

	<mark>∼</mark> ⊿-		Msgs											
	- 🔶	/Execution_Unit/dk	St1	uuu	h	uuu	փուտ	huuu	huuu	hhhh		nnn	nnn	ЛЛ
l	- 🔶	/Execution_Unit/rst	St0											
	<b>±</b> -	/Execution_Unit/opcode	10110	00001	)00	010 00011	00100	01000 0100	1 01010 0	100 01101	(10011 )10	0100 (10	101 (10110	)
l	±	/Execution_Unit/var1	1111111011011100101111010100110	111111110110	111001011101	010011000								
	<b>±</b> -	/Execution_Unit/var2	1110110111001011110101001100001	11101101110	010111010100	110000111								
ĺ	•	/Execution_Unit/dst	01	00		01	(10	11	)00	01	(10 )(1)	i <u>(10</u>	01	
	±	/Execution_Unit/rdata_in	111100001010101111000010101011	11110000101	010111100001	010101100								
l	<b>H</b> -	/Execution_Unit/fp_out	000001111101011000101100101101	00000111110	101100010110	0101101101								
l	±	/Execution_Unit/Alu_out	1111111011011100101111010100101	000000000	111011001	1110 (111	011 (000000	0100100011	00)000000	0001 (1111	11 0001	111011001	( <u>111111 )11</u>	11
l	- 🔶	/Execution_Unit/loadR0	0							·				
l	- 🔶	/Execution_Unit/loadR1	1											
l	- 🍐	/Execution_Unit/loadR2	0											
l	- 🍐	/Execution_Unit/loadR3	0											
l	- 🍐	/Execution_Unit/mem_wr	0											
l	- 🍐	/Execution_Unit/carry_flag	1											
l	- 🍐	/Execution_Unit/inv_instr	0											
l								$\top$ – –						
l														
	AL 📰 🕤	Now	5200 ps	1111111111 No.	100		20		300	1	400	0.0c	500	l i i i O ne
	A	Cursor 1	0 ps	0 ns	100	o po	20	50 pa		io pa		o pa	300	9-p5
		Cursor 1	0 p3	0 00										

Fig. 8 Simulation Waveform of Execution Unit



Fig.9 Simulation Waveform of Single Precision Floating Point Unit

<u>~</u>		Msgs																	
- 4	/RISC/clkin	St1	٦٦						лл										
$ \rightarrow $	/RISC/rst	St0																	
- 4	/RISC/dk	St1				hn			ГЛ				hn						
	/RISC/out	01111110111110111011101110111111110	00000000	0000000	000000000	000000000000000000000000000000000000000	)		1001011	1011011001	0111110	01111110	1111101110	1110111111	11101			عدان	
<b>.</b>	/RISC/pc	000011100	00000000	00		00)00	. 00 00.		. 00)00.		. 00)00	00)00	00)00	00)00	. 00)00	00)00	00)00	00)00	. (
<b>H</b> -4	/RISC/instruction	00000000	000000000	00		00	. 00)00.		. 00 00.	0001	. 00 0000	00 (10	000000	10 00	.000011	00 00	00)00		
<b>-</b>	/RISC/Nxt_instru	011110000	00000000	00		00)00	. 00 00.		. 00)00.	01)00	. 000000	100000	00 (10	00)00	. 001100	00)00	00)00	00)000	00
<b>H</b> -4	/RISC/instruction_in	011110000	00000000	00		0000	. 00)00.		. 00)00.		. 000000	100000	00 (10	0000	.001100	00100	00	. 00 0000	00
<b>-</b>	/RISC/Nxt_instru	00000000	00101010	00		00)00	. 00 00.		. 0001.		00 (10	000000	1000	00)001	100 )00	0000	00)00		X.
<b>±</b> -4	/RISC/rdata_in	000000000000000000000000000000000000000	00000000	0000000	000000000	000000000000000000000000000000000000000	0,10 00.		. 00 00.		0000000000000	000000000000000000000000000000000000000	000000000		1010	10 [10	00)00		.)
<b>-</b>	/RISC/fp_out	000000000000000000000000000000000000000	00000000	0000000	000000000	000000000000000000000000000000000000000	DO DO												
<b>-</b>	/RISC/opcode	00000	00000				00)00.		. 00)00.		. 01)00	00000	10)0000	0 (10	.00)0011	0			
<b>-</b>	/RISC/var1	100001110101100110010010001000	00000000	0000000	000000000	000000000000000000000000000000000000000	0		(100	10111011	10)10	101010	01 1010	10 01		01111110	11 01	0101	.)
<b>-</b>	/RISC/var2	100001110101100110010010001000	00000000	0000000	000000000	000000000000000000000000000000000000000	)				10)00	101010	00 1010	100110000	11101100	100001	01	0110	
	/RISC/Add_R	00000000	00000000	00		00	. 00 00.		. 00)00.		. 00)0000	00 <u>1</u> 10	000000	10)00		00 100	00)00		
	/RISC/dst	00	00					101	110	111	01 10	100	111 000				01 00	10 100	111
	/RISC/Alu_out	0 1 10 100000000 10 100000 100 100 100	00000000	0000000	000000000	000000000000000000000000000000000000000	) (101	01 aim•/R	ISC/Add	R @ 1128	ng 01	01101000	100 0110	1000000	100001	101010	011111	011010	
- 🎸	/RISC/loadR0	St0						001010	101		20								
- 🍝	/RISC/loadR1	St0																	
- 🍐	/RISC/loadR2	St0																	
- 🍐	/RISC/loadR3	sto																	
4	/RISC/mem_wr	St0																	
	/RISC/nxtpc	000011101	00000000	01		100100	. 100 100.		. 100100.		. 100100	100100	100100	00100	. 00)00	100100	100100	. 100 100	1
	/RISC/register0	100001110101100110010010001000	00000000	0000000	000000000	000000000000000000000000000000000000000	5	10101001	100001110	1100100001	10010				(1000	011101011	01100100	1000010000	)
	/RISC/register1	01111110111110111011101110111111110	00000000	0000000	000000000	000000000000000000000000000000000000000	)		11001011	1011011001	0111110	01111110	1111101110	1110111111	11101				
	/RISC/register2	0 1 10 1000 100 100 1 100 100000 1 1 1 10 10	00000000	0000000	000000000	000000000000000000000000000000000000000	)			100100011	0100010101	10010110	100010010	11001000	0011110100				
	/RISC/register3	0110100000000010100000100100100	00000000	0000000	000000000	000000000000000000000000000000000000000					00000000	1001000110	1000101	01101000	0000001010	0000100100	1000		
- 4	/RISC/carry_flag	St0																	
	New	2500		1.1.1			1	11.1.1	i i l i	1.1.1		1.1.1.1	i ti co		i i i i i				
	Now	3500 ps	50	00 ps		10	00 ps		1500 ps		200	)0 ps		2500 ps		300	0 ps		
60	Cursor 1	0 ns																	

Fig.10 Simulation Waveform of 32-bit RISC Processor



Fig.11 RTL Schematic view of Proposed Processor

# **V. FLOW CHART OF PROPOSED** PROCESSOR Start Set initial Program Counter (PC) value Fetch instruction from instruction Increment Program Counter (PC) Decode from instruction register Based on opcode instruction, executes ALU operations and Floating point unit Stored into memory unit

Fig.13 Flow Chart of Proposed Processor

#### V. CONCLUSION

FPGA based pipelined 32-bit RISC processor with Single Precision Floating Point Unit is designed and Verilog coding adopted. The design is implemented on Altera DE2 FPGA on which Arithmetic operations, Branch operations, Logical functions and Floating Point Arithmetic Operations are verified. Pipelining would not flush when branch instruction occurs as it is implemented using dynamic branch prediction. This will increase flow in instruction pipeline and high effective

performance. This architecture has become indispensable and increasingly important in many applications like signal processing, graphics and medical.

#### REFERENCES

- [1] R. Uma, "Design and Performance Analysis of 8-bit RISC processor using Xilinx Tool", International Journal of Engineering Research and Applications (IJERA), ISSN: 2248-9622, Vol-2, Mar-Apr-2012.
- [2] J. Poornima, G.V.Ganesh, M. Jyothi, M. Shanti and A.Jhansi Rani,"Design and implementation of pipelined 32-bit Advanced RISC processor for various D.S.P Applications", Proceedings of International Journal of Computer Science and Information Technology, ISSN: 3208-3213, Vol-3(1), June-2012.
- [3] Xiao Li, Longwei Ji, Bo Shen, Wenhong Li, Quianling Zhang, "VLSI implementation of a High-performance 32-bit RISC microprocessor", Communications, Circuits and Systems and West Sino Expositions, IEEE, International Conference, ISSN:1458-1461,Vol-2,2002.
- [4] http://elearning.vtu.ac.in/12/enotes/Adv\_Com \_Arch/Pipeline/Unit2-KGM.pdf.
- [5] Asmita Haveliya "Design and simulation of 32-point FFT using Radix-2 Algorithm for FPGA Implementation" IEEE, 167-171, 2012.
- [6] The pipelined RISC-16 ENEE 446: Digital Computer Deisgn, Fall 2000 by Prof. Bruce Jacob.
- [7] Preetam Bhosle, Hari Krishna Moorthy," FPGA Implementation of Low Power Pipelined 32-bit RISC Processor", Proceedings of International Journal of Innovative Technology and Exploring Engineering (IJITEE), ISSN: 2278-3075, Vol-1, Issue-3, August 2012.
- [8] Charles H.Roth Jr, "Deisgn Systems Design using VHDL", Prentice Hall 2<sup>nd</sup> Edition, 2000.
- [9] Samir Palnitkar,"Verilog HDL: A Guide to Digital Design and Synthesis", Prentice Hall, 2<sup>nd</sup> Edition, 2003.
- [10] http://en.wikipedia.org/wiki/Singleprecision\_ floating-point\_format.
- [11] Galani Tina G,Riya Saini and R.D.Daruwala, "Design and Implementation of 32-bit RISC Processor using Xilinx", International Journal of Emerging Trends in Electrical and Electronics(IJETEE)-ISNN:2320-9569,Vol No.5,Issue 1,July-2013.